Scaling FPGA Systems for Software Radio
نویسندگان
چکیده
With the drive for software defined radio systems, FPGAs are playing a key role in handling the higher data rates to and from the analog front end of these systems. Furthermore, basestations are handling ever increasing channel numbers and the algorithm complexity is also continuing to increase. Traditionally systems scalability was achieved using farms of processors, associated with these, operating systems would provide the communication framework for managing system communication. The advent of FPGAs offers the capability to have a more flexible and powerful software defined radio. However the system architecture has fundamentally changed when FPGAs are used. When scaling a system based on FPGAs, operating systems running on processors become inappropriate and new mechanisms and tools are required to maximise the capability of the FPGA while enabling the systems engineer to have the communications tools to create the appropriate systems architecture. This presentation will look at how scalable FPGA systems can be created and link this to how it is used within software defined radio systems, this will look at multi-channel systems ranging from multiple single antenna channels to multi-antenna array applications such as smart antenna arrays.
منابع مشابه
The Platform Fpga: Enabling the Software Radio
FPGAs are increasingly being employed for building realtime signal processing systems. They have been used extensively for implementing the PHY in software radio architectures. This paper provides a technology and market perspective on the use FPGAs for signal processing and demonstrates FPGA DSP using an adaptive channel equalizer case study.
متن کاملFPGA-based Implementation of Multiple PHY Layers of IEEE 802.15.4 Targeting SDR Platform
While SDR platforms become more and more accessible to a large community of researchers with affordable prices, open source FPGA-based implementation of wireless communication systems are still not available. This paper presents an open source FPGA-based design of IEEE 802.15.4 PHY Layers developed in the context of a new SDR testbed named FIT/CorteXlab. We propose a VHDL implementation of the ...
متن کاملDynamic Reconfiguration Technologies Based on FPGA in Software Defined Radio System
Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications to time-share a portion of an FPGA while the rest continues to operate unaffected. As a result, the physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased design flexibility, as different waveform a...
متن کاملSoftware radio implementation of a DS-CDMA indoor subsystem based on FPGA devices
Software Radios will have an important role in future terminal and base station definition. Although the ideal software radio architecture is highly restricted by technology, at present it is possible to build complex systems completely customised and reconfigurable using the FPGA devices. They provide to the designer the possibility to modify the hardware functional qualities without giving up...
متن کاملSoftware Defined Adaptive Codec for Cognitive Radio
Recently, Cognitive Radio has been proposed as a promising technology to improve spectrum utilization. A highly flexible SDR (Software defined Radio) system needs to configure each of its blocks to give optimum performance over the available bandwidth. Present work discusses an approach for software defined adaptive coder yielding minimum BER (Bit error rate) for emergency services over cogniti...
متن کامل